

DIGCOM-A1.2 FPGA 실습키트
(VHDL, Verilog)
Quartus Prime Lite 21.1

2022년 3월 26일

주식회사 인트모션


목 차

1. DIGCOM-A1.2 소개	3
2. Quartus Prime Lite 소프트웨어 설치	7
3. Questa Simulator를 사용하기 위한 라이선스 설치 ..	12
4. Quartus Prime Lite 소프트웨어 사용	17
5. 계층적 프로젝트(Hierarchical Project)	35
6. DIGCOM-A1.2 디바이스 핀 할당	42
7. USB-Blaster 드라이버 설치(64비트 윈도우10 기준) ..	45
8. DIGCOM-A1.2 회로도	49

1. DIGCOM-A1.2 소개

1.1 DIGCOM-A1.2 개요

DIGCOM-A1.2 [1] . DIGCOM-A1.2
 3 2 7- FND(Flexible
 Numeric Display), 16 , 8 15
 LED DIGCOM-A1.2 16
 3 2 7-
 FND 2 , 4
 7 LED




DIGCOM-A1.2

2 FND 8
 0x0 ~ 0xF 16 16
 8
 2 7- FND
 LED [

2] DIGCOM-A1.2

. DIGCOM-A1.2

FPGA



8 : '0' '1'

FGO_SET : 7- (FGO) "1"

USB Blaster : Active Serial EPCS4 configuration
Configuration

CycloneIV FPGA

USB : USB

USB : ON/OFF

```

:
USB
2 7- FND : OUTR(Output Register)
: (run)
EP4CE6F17C8 CycloneIV FPGA : Verilgo VHDL "
"
LED : 7
:
7- FND : 8
LED
LED : FND 8
:
FND
: "0" "F" 16
16 :
17 : FPGA DIGCOM-A1.2

```

1.2 DIGCOM-A1.2 설치

a. 전원연결

```

USB
USB
USB
USB

```

b. USB Blaster 다운로드 케이블 연결

USB	USB	USB Blaster	USB
10 IDC		USB Blaster JTAG	DIGCOM-A1.2
USB Blaster			


2. Quartus Prime Lite 소프트웨어 설치

a. Intel 회원 가입

- 2015 Altera Intel Intel
- Intel

b. 설계 소프트웨어 다운로드

-
-



"Download Center Intel®"

Additional Software	Product Name	Part Number	Release Date	Version	Actions
CLEAR	Intel® FPGA SDK for OpenCL™ Pro Edition Software Version 21.4	706030	12/15/21	21.4	Bookmark Dropdown
Intel® FPGA SDK for OpenCL™ (73)					
Intel® FPGA Simulation Tools (72)					
Intel® FPGA Programming Software (66)	Intel® Quartus® Prime Pro Edition Design Software Version 21.4 for Linux	706104	12/14/21	21.4	Bookmark Dropdown
Intel® SoC FPGA Embedded Development Suite (SoC EDS) (52)					
DSP Builder for Intel® FPGAs (50)	Intel® Quartus® Prime Pro Edition Design Software Version 21.4 for Windows	706105	12/14/21	21.4	Bookmark Dropdown
Intel® FPGA Protocol Tools (49)					
Intel® High Level Synthesis Compiler (30)	Intel® Advanced Link Analyzer Pro Edition Software Version 21.4 for Windows	706039	12/14/21	21.4	Bookmark Dropdown
Intel® FPGA Power Thermal Calculator (20)					
Arm® Development Studio for Intel® SoC FPGA (6)	Intel® Quartus® Prime Lite Edition Design Software Version 21.1 for Linux	684215	11/03/21	21.1	Bookmark Dropdown
Intel® FPGA Device Family	Intel® Quartus® Prime Lite Edition Design Software Version 21.1 for Windows	684216	11/03/21	21.1	Bookmark Dropdown
CLEAR					
Intel® Arria® (74)					
Intel® Cyclone® (74)	Intel® Advanced Link Analyzer Standard Edition Software Version 21.1 for Windows	684357	11/03/21	21.1	Bookmark Dropdown
Intel® Stratix® (52)					
Intel® MAX® (40)					

- "Intel® Quartus® Prime Lite Edition Design Software Version 21.1 for Windows"

Downloads

[Multiple Download](#) [Individual Files](#) [Additional Software](#) [Copyright Licensed Source](#)

Multiple Download

Intel® Quartus® Prime Lite Edition Software (Device support included)

Download Quartus-lite-21.1.0.842-windows.tar	Size: 5.6 GB SHA1: 8c33755ee8eac049392d506014c3c96ba3be37e7
---	--


What's Included?
** Nios® II EDS on Windows requires Ubuntu 18.04 LTS on Windows Subsystem for Linux (WSL), which requires a manual installation.
** Nios® II EDS requires you to install an Eclipse IDE manually.

- "Download" "Software License Agreement"

c. 프로그램 설치



“setup.bat”



, license



“Cyclone IV”


“Questa-Intel FPGA Starter Edition”






3. Questa Simulator를 사용하기 위한 라이선스 설치

a. 설치할 컴퓨터의 네트워크 카드 물리적 주소 찾기





b. 라이선스 받기

- Intel "Intel® FPGA Self-Service Licensing Center" URL
- <https://licensing.intel.com/psg/s/sales-signup-evaluationlicenses>
- "Questa*-Intel® FPGA Starter Edition" , "# of Seats" 1
() "Get License"

	Product	# of Seats	Maintenance expiration	License expiration
1	<input type="radio"/> Intel® Quartus® II Software SW-Q...	1	2023-03-16	
2	<input checked="" type="radio"/> Questa*-Intel® FPGA Starter Editio...	1	2023-03-16	
3	<input type="radio"/> Intel® FPGA MAXPLUS2WEB		2023-03-16	
4	<input type="radio"/> Intel® FPGA IP PLS-WEB		2023-03-16	
5	<input type="radio"/> Intel® FPGA EVALUATION-LIC		2022-06-16	2022-06-14
6	<input type="radio"/> Intel® FPGA IP IP-NIOSVM		2023-03-16	

I have read and agree to the terms of use of this license as listed below.
 Maintenance for this license is valid for 12 months from the date you sign up for this license. Terms of Use
 Check this box if you don't want intel to contact you for feedback. Your feedback helps us improve the product.

Get License

- "Questa*-Intel® FPGA Starter Edition" , "# of Seats" 1
() "Get License"

- "Create a New Computer" "Assign an Existing Computer" "Generate"

Generate License

Create a New Computer

+New computer

Assign an Existing Computer

Enter Computer Name/Primary Computer ID

Search Host Information...

Cancel **Generate**

Create Computer

* Computer Name
roshOffice

* License Type
FIXED

Companion Computer ID 1

* Primary Admin
SOONG HWAN Ro

* Computer Type
NIC ID


How to determine Computer Type?
* Primary Computer ID
BC-B0-E9-18-5C-59

Companion Computer ID 2

Cancel **Generate License**

- "Questa*-Intel® FPGA Starter Edition" , "# of Seats" 1
() "Get License"

- (LR-074286_License.dat) Quartus
(C:\intelFPGA_lite\ 21.1\ licenses\ LR-074286_License.dat)




c. 컴퓨터에 라이선스 환경 설치하기(LM_LICENSE_FILE 환경 변수 설정)

-


- " "

- " "





"LM_LICENSE_FILE", "



4. Quartus Prime Lite 소프트웨어 사용

Verilog VHDL

Quartus Prime Lite Software

FPGA configuration

4.1 프로젝트 생성과 컴파일

a. 새 프로젝트 생성(Create a Project)과 코드 작성

- Verilog VHDL

Quartus Prime Design Software


FPGA configuration

Quartus Prime Lite Software

[File]-[New Project Wizard]


Home

[New Project Wizard]



- New Project


[Next]



Project Name

top-level design entry name


[Next]



Project Type


'Empty project'

[Next]




[Next]


[Next]



Family 'Cyclone IV E', Package 'FBGA', Pin count '256', Core Speed grade '8', 'EP4CE6F17C8' [Next]



EDA Tool "QuestaSim", "Format(s)" "Verilog HDL" "Tool



Verilog


'Verilog HDL File'

[OK]


VHDL

'VHDL File'

[OK]




(Project1)




Quartus Prime Design
 Software [File]-[Open Project]
 (Project1.qpf)

b. 코드(Verilog, VHDL) 컴파일(Compile)

Synthesis
 Behavior RTL: Register Transfer
 Level Abstract Form Logic
 Gate [Processing]-[Start Compilation]
 [Start Compilation]





4.2 시뮬레이션

Simulation Verilog VHDL

FPGA

FPGA


Intel-Altera VWF(Vector Waveform Form)

a. 시뮬레이션 입력 파형 지정

[File]-[New]

'University Program VWF'

[OK]




b. 입출력 포트 추가


- Simulation Waveform Editor
- VWF

[Insert Node or Bus..]


[Insert Node or

Bus]






- Insert Node or Bus [Node Finder...] Node Finder
- . Filter: Pins: all [List]
- Verilog VHDL
- Nodes Found: ">>" Selected
- Nodes: [OK] . Insert Node or Bus
- [OK]



c. 입력 파형 지정

'Waveform.vwf'



d. 시뮬레이션 설정

-

[Simulation]=> [Simulation

Settings]

[Simulation Options]


[Functional Simulation Settings]

[Timing Simulation Settings]

[-

novopt]


[-voptargs=" + acc"]



e. 시뮬레이션


- Simulation Waveform Editor Simulation [Run Timing Simulation] [Run Functional Simulation] [Functional Simulation] [Timing Simulation]

Simulation Waveform Editor [Simulation]-[Run Timing Simulation]



f. 시뮬레이션 시간 변경

- 1usec , [Edit]-[Set End Time]



4.3 디바이스와 핀 할당(Device and Pin Assignment)


DIGCOM-A1.2 FPGA

FPGA

a. 디바이스 종류 선택


- DIGCOM-A1.2 Cyclone IV EP4CE6F17C8
[Assignments] → Device] Cyclone IV EP4CE6F17C8

configuration device [Device and Pin Options...]
FPGA off
Configuration device



b. 디바이스 옵션 설정

- Device and Pin Options [Category] 'Configuration' Configuration scheme: 'Active Serial(can use Configuration Device)' 'Use configuration device' configuration device 'EPCS4' , configuration device I/O voltage '3.3V'



- Cyclone

configuration

EPCS4

configuration

pof Programmable Object File

Cyclone

configure

c. 사용하지 않는 핀 설정

- Device and Pin Options

Category:


Unused Pins

Reserve all unused pins:

'As input tri-stated'

[OK]

PGA



d. 디바이스 핀 할당


- Cyclone IV

LED

-

Quartus Prime Lite Edition
Pin Planner

[Assignment → Pin Planner]




e. 컴파일


pof

. pof

, configuration

FPGA







b. **FPGA 다운로드**

- Progress bar

DIGCOM-A1.2




5. 계층적 프로젝트(Hierarchical Project)



a. 심볼로 생성될 프로젝트 생성






b. **Block Symbol File(BSF) 생성**

- VHDL

[File →

Create/Update → Create Symbol Files for Current File]


Block Symbol File(BSF)



c. 최상위 프로젝트 생성

(HierDesign)

, [No]




d. 최상위 프로젝트 생성

- Schematic

[File → New → Block Diagram/Schematic File]

mux41 BSF

D



e. **mux41 심볼 호출**


- Schematic


Symbol

Libraries: [Project → mux41]

Project

[OK]





f. **D 플립플롭 호출**


- Schematic

Symbol


. Libraries: [primitives → storage → dff]

[OK]

. Library



g. D 플립플롭 호출



h. 컴파일 및 FPGA 다운로드



Quartus Prime Lite Edition - C:/Users/HANBIT/Desktop/Altera/HierDesign/HierDesign - HierDesign

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

HierDesign

Project Navigator Hierarchy

Entity/Instance

- Cyclone IV E: EP4CE6F17C8
- HierDesign

Tasks

Compilation

Task

- Compile Design
- Analysis & Synthesis
- Filter (Place & Route)
- Assembler (Generate program...
- TimeQuest Timing Analyze...

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Setting
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Filter
- Assembler
- TimeQuest Timing Analyzer
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

Flow Summary

Flow Status: Successful - Tue Aug 16 16:42:23 2016

Quartus Prime Version: 16.0.0 Build 211 04/27/2016 SJ Lite Edition

Revision Name: HierDesign

Top-level Entity Name: HierDesign

Family: Cyclone IV E

Device: EP4CE6F17C8

Timing Models: Final

Total logic elements: 2 / 6,272 (< 1 %)

Total combinational functions: 2 / 6,272 (< 1 %)

Dedicated logic registers: 1 / 6,272 (< 1 %)

Total registers: 1

Total pins: 8 / 180 (4 %)

Total virtual pins: 0

Total memory bits: 0 / 276,480 (0 %)

Embedded Multiplier 9-bit elements: 0 / 30 (0 %)

Total PLLs: 0 / 2 (0 %)

Type ID Message

293000 Quartus Prime Full compilation was successful. 0 errors, 16 warnings

System Processing (126)

502, 2 100% 00:01:19

6. DIGCOM-A1.2 디바이스 핀 할당

a. Device Pin Options 설정


DIGCOM-A1.2

3 2

7- FND, 16 (0x0 ~ 0xF), 4

(RESET, FGO, REG, STEP), 8 (SW0 ~ SW7), 2

(M0, M1) 15 LED(D1 ~ D15) . [3] DIGCOM-A1.2



■ (0x0 ~ 0xF)

0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7
N3	P3	R3	T3	T2	R4	T4	N5
0x8	0x9	0xA	0xB	0xC	0xD	0xE	0xF
N6	M6	P6	M7	K8	R5	T5	R6

- (RESET, FGO, REG, STEP)

RESET	FGO	REG	STEP
L8	P8	M8	N8

- (SW0 ~ SW7)


SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
R9	T9	K9	L9	M9	N9	R10	T10

- (MO, M1)

M0	M1
R12	T12

- 7- (FND3 ~ FND1)

FND3	FND3A	FND3B	FND3C	FND3D	FND3E	FND3F	FND3G	FND3DP	FND3Sel2	FND3Sel1
	A8	B8	C8	D8	E8	F8	A7	B7	F6	F7
FND2	FND2A	FND2B	FND2C	FND2D	FND2E	FND2F	FND2G	FND2DP	FND2Sel2	FND2Sel1
	C6	A6	B6	E7	E6	A5	A2	B5	A4	B4
FND1	FND1A	FND1B	FND1C	FND1D	FND1E	FND1F	FND1G	FND1DP	FND1Sel2	FND1Sel1
	C14	D14	D11	D12	A13	B13	A14	B14	E11	E10



[그림 4] 2자리 7-세그먼트 FND 핀 배열

- LED(D1 ~ D7)

D1	D2	D3	D4	D5	D6	D7
A12	B12	A11	B11	C11	F10	F9

■ LED(D8 ~ D15)

D8	D9	D10	D11	D12	D13	D14	D15
F11	A15	A10	B10	C9	D9	E9	A9

■ (IO0 ~ IO31)



IO0	IO1	IO2	IO3	IO4	IO5	IO6	IO7
N13	M12	L12	K12	N14	P15	P16	R16
IO8	IO9	IO10	IO11	IO12	IO13	IO14	IO15
K11	N16	N15	L14	L13	L16	L15	J11
IO16	IO17	IO18	IO19	IO20	IO21	IO22	IO23
K16	K15	J16	J15	J14	J12	J13	G16
IO24	IO25	IO26	IO27	IO28	IO29	IO30	IO31
G15	F13	G11	F15	B16	F14	D16	D15

■ Oscillator : E16, E15

7. USB-Blaster 드라이버 설치(64비트 윈도우10 기준)



Usb blaster



USB-BLASTER " "




Usb blaster

Usb-blaster



















C:\intelFPGA_lite\16.1\quartus\drivers




8. DIGCOM-A1.2 회로도







▶ Vcc(I/O) Bypass Capacitors



▶ Vcc(I/O) Bypass Capacitors

