


※ 수정사항

- Ver1.0 [ 2017.03.16]


1. 보드명 수정 : DIGCOM-X2\_0 -> DIGCOM-XA1.0
2. J2 커넥터 외곽으로 1mm 이동배치
3. LED Silk 순서대로 정렬 (1페이지 참조)
4. U21, U22번 부품 Thermal Pad 부분에 Via 추가 (열패스 고려)
5. 4page GND/ADC 부분 0옴 추가
6. "USB+5V" Silk 부분 옆에 Font 크기로 수정
7. C46과 R35 Silk 변경

# ▷ DIGCOM XA(Xilinx-Artix) Board V1.0




Title		
▷ DIGCOM XA(Xilinx-Artix) Board V1.0		
Size	Document Number	Rev
A3	Push Key and LED, 7-Segment Interface	1.0
Date:	Monday, March 20, 2017	Sheet 1 of 5

# ▷ DIGCOM XA(Xilinx-Artix) Board V1.0










Title		
▷ DIGCOM XA(Xilinx-Artix) Board V1.0		
Size	Document Number	Rev
A3	Slide Switch Interface	1.0
Date:	Thursday, March 16, 2017	Sheet 2 of 5

# ▷ DIGCOM XA(Xilinx-Artix) Board V1.0






Title		
▷ DIGCOM XA(Xilinx-Artix) Board V1.0		
Size	Document Number	Rev
A3	FPGA I/O Interface	1.0
Date:	Thursday, March 16, 2017	Sheet 3 of 5

# ▷ DIGCOM XA(Xilinx-Artix) Board V1.0



Title		
▷ DIGCOM XA(Xilinx-Artix) Board V1.0		
Size	Document Number	Rev
A3	FPGA JTAG and Core Interface	1.0
Date:	Monday, March 20, 2017	Sheet 4 of 5

# ▷ DIGCOM XA(Xilinx-Artix) Board V1.0



Title		
▷ DIGCOM XA(Xilinx-Artix) Board V1.0		
Size	Document Number	Rev
A3	Power Interface	1.0
Date:	Monday, March 20, 2017	Sheet 5 of 5